Abstract-A fully-integrated bandpass filter using Q-enhanced and semi-passive inductors is design, implemented and verified experimentally in a standard 0.18-µm CMOS process. The inductors achieve high-Q factors by using a tapped-inductor feedback technique to produce negative resistances.
INTRODUCTION
Rapid advances in CMOS technology make wireless communication systems on a single chip (SOC) come true [1, 2] . The silicon-based integrated circuits (ICs) feature low cost manufacturing and high volume integrating capabilities. However, poor-Q factors of CMOS inductors which are suffered from the low-resistivity substrate limit their system applications and integrations at radio frequencies (RF).
The inherent losses of the passive components lead to bandpass filters having relatively high insertion losses, limited dynamic range and low out-of-band attenuation rates. Therefore, many giga-hertz receivers still require bulky and expensive off-chip bandpass filters to attenuate large out-of-band interferences and to pass in-band signals with minimal losses. Once on-chip high-Q inductors are realized, LC-based filters can be obtained. And the integrated filters would enable a greater variety of transceiver architectures to be achieved in a monolithic form.
Typically, on-chip inductors use symmetric and wide-metal layout, differential drive, thick metal layers, and ground shielding techniques for high-Q factors [3] [4] [5] [6] [7] [8] . Other Q-enhanced techniques such as silicon-on-insulator (SOI) or micro-electro-mechanical systems (MEMS) minimizing resistive losses in the silicon substrate require special and additional photolithography [9, 10] .
The inductors discussed above are all purely passive components since these inductors merely consist of metal lines without any active devices. Therefore, a purely passive inductor usually consumes large chip area. Recently, many active inductors take advantage of CMOS transistors to realize superior-Q factors [11] [12] [13] [14] . The main attributes of the active inductors include their smaller chip size and higher Q factors compared with passive inductors, and can be a tunable design. However, these purely transistor-based techniques consume high-power consumption. In addition to purely passive and active inductors, many semi-passive inductors consisting of MOS transistors and passive inductors or transformers are presented [15] [16] [17] [18] . These inductors utilize complementary cross-coupled pairs or transformer feedback architectures to compensate the resistive losses These socalled semi-passive inductors are integrated into bandpass filters which are one of the most critical barriers for the realization of RF SOC. Though semi-passive inductors achieve high Q factors with moderate power consumption, they still consume large chip area. The equivalent inductance of a transformer-feedback inductor is merely contributed by the inductance of the primary inductor and the mutual inductance between the primary and secondary inductors. Moreover, the secondary inductor doesn't contribute equivalent inductance as well as equivalent negative resistance directly.
In this paper, a tapped-inductor feedback technique is proposed for high-Q inductors The Q-enhanced technique demonstrates that the secondary inductor will contribute inductance and negative resistance directly of the equivalent inductor, and achieve a high-Q and lowpower inductor design. The semi-passive inductors are suitable for low-frequency applications, and then are incorporated into a 2-pole Chebyshev series-C coupled bandpass filter at S-band. To the best of authors' knowledge, this design is the first tunable bandpass filter using tapped-inductor feedback technique in a standard 0.18-µm CMOS process with low-power consumption. The design will be detailed in the following sections. In Section 2, we review the semi-passive inductors using transformer feedback, and describe the circuit design of the proposed semi-passive inductor using tapped-inductor feedback. In Section 3, the design and implementation of the series-C coupled bandpass filter are presented. The experimental results and discussions of the filter are also reported in Section 4. Finally, Section 5 concludes this work.
DESIGN OF A SEMI-PASSIVE INDUCTOR
This section is divided into four parts to investigate the properties of the semi-passive inductor. Section 2.1 reviews the semi-passive inductor using transformer feedback. Sections 2.2 and 2.3 introduces the circuit design, and validates the concept of the proposed inductor, respectively. Finally, Section 2.4 describes the noise analysis of the proposed inductor. Figure 1 (a) illustrates the schematic of a Q-enhanced semi-passive inductor using transformer feedback which was presented in [16] . The mutual inductance M caused by the magnetic coupling of L 1 and L 2 forming a negative resistance which compensates the resistive losses of L 1 . Therefore, a high Q-factor inductor with an inductance of L 1 is obtained by the transformer feedback technique. Since the transformer is placed at the drain and gate terminals of the MOS transistor, the implementation of the architecture requires RF chokes for DC biasing. Therefore, this kind of semi-passive inductors is hard to be a compact design with the area-consuming RF chokes and the transformer. The revised schematic of the semi-passive inductor presented in [17] is shown in Fig. 1(b) . L 1 and L 2 of the transformer are grounded in one end, and L 2 is connected to the source of the NMOS transistor in the other end. The negative resistance can be obtained when the phase difference between i 1 and i 2 is 90 • or 270 • [16] . Unlike Fig. 1(a) , this architecture requires no additional RF chokes, and its equivalent circuit represents a grounded inductor.
Transformer Feedback
Based on Fig. 1(b) and the small-signal analysis, the current i 1 and i 2 can be expressed as Figure 1 . (a) Schematic of a semi-passive inductor reported in [16] .
(b) Schematic of a semi-passive inductor reported in [17] .
respectively. The approximation in (1) results from the unequal inductance of coupled inductor L 1 and L 2 By neglecting the effect of the input impedance of the transistor, therefore, the input impedance Z in1 can be obtained as shown in (3) . The V gs , g m , and R 1 are gate-tosource voltage, transconductance of the transistor, and resistance of L 1 , respectively. The resistive losses of L 1 , or R 1 is mainly compensated by the negative resistance formed by mutual inductance M of the transformer, transconductance g m of the transistor, and the capacitor C. Moreover, Z in1 is capacitive at low frequencies, as shown in (3). Therefore, an infinite-Q inductor of Z in1 must satisfy (4) and (5) .
For a fixed M and C in (3), a high negative resistance requires a high g m , or power consumption to compensate the resistive losses R 1 . Moreover, L 1 should be as high as possible to be an inductive component at low frequencies. The alternative input impedance (Z in2 ) is expressed in (6), which is inductive from DC to its self-resonant frequency.
Tapped-inductor Feedback
As discussed above, the transformer feedback doesn't make use of the inductance of L 2 , and the equivalent input impedance is capacitive around low frequencies. Fig. 2(a) illustrates schematic of the semipassive inductor using two independent inductors feedback. The input impedance (Z in3 ) can be expressed as (7). Compared to the transformer feedback mentioned above, the imaginary part consists of L 2 , which increases the equivalent inductance of the inductor. However, the real part consists of resistive losses of L 1 and L 2 , which requires more power consumption to compensate the overall resistive losses.
The proposed semi-passive inductor using tapped-inductor feedback is shown in Fig. 2(b) . V G and V D with bypass capacitors are the bias for the gate and drain terminals of M 1 , respectively. R is a high-resistive resistor providing RF signal blocking, and eliminating the need for an RF choke. The tapped-inductor is tapped to the source of M 1 and to L 2 resulting in a current flow i 1 + i 2 into L 2 . The current flow and the mutual inductance will increase the equivalent inductance of the circuit drastically. The input impedance Z in of the proposed (a) (b) Figure 2 . Schematic of semi-passive inductors using (a) two independent inductors or (b) a tapped-inductor feedback technique.
inductor can be expressed as
The real part of Z in consists of resistive losses of L 1 and L 2 , and negative resistance related to M , L 2 , g m and C 3 . Conceptually, the overall resistive losses of Z in can be compensated by the proper mutual inductance of M and inductance of L 2 . Typically, L 2 is larger than M with limited coupling coefficient. Therefore, the negative resistance term generated by L 2 is larger than the term generated by M with the same g m and C 3 . For example, assume 
, respectively. Therefore, the proposed architecture is believed that the desired negative resistance can be achieved easily with low-power consumption. The input impedance Z in is inductive from DC to high frequencies as shown in (8) since the effects of high impedance of the RC 3 series network and the input impedance of the transistor at the gate terminal can be neglected. Moreover, the imaginary part of Z in not only consists of L 1 but also L 2 and two times M . Unlike conventional transformer-feedback architecture mentioned above, the proposed tapped-inductor feedback architecture demonstrates an inductance-enhanced characteristic which is suitable for low-frequency applications. Figure 3 shows the equivalent circuit model of a center-tapped spiral inductor in a CMOS process. Compared with a model of a standard inductor, the model in Fig. 3(a) consists a mutual inductance M contributed by the physical layout of a center-tapped inductor. Therefore, the center-tapped spiral inductor can be regarded as an equivalent transformer circuit model with the common node, or the tapped node. For most applications, the center tap of the inductor usually connects with ground or V DD . Thus, the polarity of the equivalent transformer formed by L 1 and L 2 is shown in Fig. 3(a) . In this paper, the center tap of the inductor of the proposed architecture is not AC grounded. As result of it, a simplified model and relative polarity of the transformer can be obtained as shown in Fig. 3(b) . P 1 , P 2 , and P 3 in Fig. 3(b) are connected to the corresponding node Z in , source terminal of M 1 and ground in Fig. 2(b) , respectively. From (8) and Fig. 3(b) , the self-resonant frequency (f res ) of the proposed semi-passive inductor can be approximated as
where C t is the total capacitance including metal coupling capacitance, oxide capacitance between the inductor and substrate, and other paracitic capacitance. Fig. 4(a) and Fig. 4(b) show a physical layout of 3-turn center-tapped and non-center-tapped spiral inductors, respectively. The P 2 is tapped via an underneath metal line as shown in Fig. 4 . The width, spacing, and inner radius of the layout in both Fig. 4(a) and Fig. 4 (b) are 15 µm, 2 µm, and 90 µm, respectively. The tapped inductors in Fig. 4 can be also regarded as a kind of interleaved transformers with a common node, and the model in Fig. 3(b) is applicable to the different layouts both.
Validation of the Proposed Semi-passive Inductor
Typically, foundry provides the model of center-tapped spiral inductors. As result of it, it is easy to make a quick assessment and validation of the proposed semi-passive inductor by using the physical layout in Fig. 4(a) . The Q factor of an inductor can be defined by the ratio of stored energy to the dissipated energy. Therefore, the quality factor can be shown that
where Z 11 is the input impedance seen at one port of the inductor while the other is grounded. Extraction of the inductance and resistance from Z 11 enables the evaluation of Q factor. Moreover, assuming R, C, V D , and aspect ratio of M 1 in Fig. 2 Since the voltage-tuning mechanism doesn't affect the inductance and parasitic capacitance of the semi-passive inductor, the self-resonant frequency is independent of V G . The self-resonant frequency of the inductor is around 6.1 GHz. The use of the tapped-inductor feedback could result in potential instability depending on the g m or power consumption. Fig. 6 shows the S 11 of the proposed inductor under different bias conditions. An ideal inductor with in infinite-Q factor locates on the upper-half plane of the unit circle in the Smith Chart. The Q factor with V G of 0 V is low, and the circuit is stable. Moreover, the Q factor with V G of 0.564 V is high, and the circuit is operated close and within the unit circle of the Smith Chart to maintain its stability as shown in Fig. 6 . Once V G of 0.65 V is applied, the more power consumption makes the magnitude of S 11 will exceed 1, which results in circuit stability problem. In order to make sure the circuit is stable, it must ensure that the magnitude of the S 11 less than 1 for all frequencies. To maintain the stability of the circuit, the g m must comply with the following equation which can be derived from (8) .
Noise Analysis of the Proposed Semi-passive Inductor
The detailed noise analysis Q-enhanced and parallel resonant LC tanks has been presented in [19] . The thermal drain noise current of transistors can be expressed as the following equation [20] .
where g m is the transconductance of transistors in saturation, and the coefficient γ is derived to be equal to 2/3 for long-channel transistors and may need to be replaced by a larger value for submicron transistors. With reference to the circuit shown in Fig. 2 (b) and Equation (8), the three main noise sources are the thermal noise (v 2 1n ) of R 1 , the thermal noise (v 2 2n ) of R 2 , and the thermal drain current noises (i 2 d1 ) of M 1 . The RF signal block/bias resistor, R, although typically large (∼ 10 kΩ), does not contribute significantly to the overall noise of the circuit Assuming Z src and g ds is the source resistance at the input terminal of the circuit and the transconductance between drain and source of the transistor, respectively. Therefore, the total noise voltage (v 2 in ) that appears at the input terminals of the circuits can be derived from the summation of the three noise sources.
where
and
DESIGN OF A TUNABLE FILTER
Sections 3.1 and 3.2 introduces the filter topologies and the implementation of the bandpass filter in a standard 0.18-µm CMOS process, respectively.
Filter Topologies
LC-based bandpass filters consist of LC-ladder and coupled-resonator topologies. The ladder topologies utilize both series and parallel resonators with components spanning a wide range of values, and some of these components cannot be realized in a standard CMOS process at low-gigahertz frequencies. The coupled-resonator topology utilizes either series or parallel resonators with reasonable component values which is practical in a standard CMOS process. Two common coupled-resonator topologies are shunt-C coupled and series-C coupled networks. Fig. 7(a) shows a 2nd order shunt-C coupled bandpass filter using impedance (K) inverters. The shunt-C coupled topology is suitable for differential implementation, and is applied to a CMOS bandpass filter design successfully [16] . In order to reduce the number of the inductors, the K-inverters are realized by capacitive elements as shown in Fig. 7(b) . However, the differential design doubles the number of inductors, and requires additional RF chokes and large coupling capacitor values. A more suitable topology is series-C coupled bandpass filters using admittance (J) inverters which minimize the number of inductors as shown in Fig. 8(a) . The J-inverters are also realized by capacitive elements as shown in Fig. 8(b) , and the negative elements could be absorbed into adjacent elements. One advantage of coupled-resonator filter is the repeatability of the same resonator, which simplify filter tuning circuitry. For examples, the two resonators in Fig. 8(a) are the same, which represents
The center frequency (f o ) of the filter can be expressed as
As shown in (17) , the center frequency is decided by the resonators. Therefore, varactors can be introduced into the resonators for a tunable bandpass filter design. The coupling capacitors C pg1 , C pg2 , and C pg3 which are all derived from the J-inverters (C J ) control the filter bandwidth. Figure 9 shows the schematic of the tunable bandpass filter using Q-enhanced semi-passive inductors. The filter is a single-ended 2-pole Chebyshev bandpass filter, and the reference impedance is a 50 Ω termination to facilitate standard RF test equipment for on-chip measurements. The tuning range of the filter is from 2.65 GHz to 3 GHz. Moreover, the ratio between bandwidth and center frequency is more than 25% to avoid too small and impractical coupling capacitances when considering manufacturing process variation. The R, C 3 , V D , and aspect ratio of M 1 in Fig. 9 are 10 KΩ, 2 pF, 0.8 V, and (32 µm/0.18 µm), respectively. The width, spacing, and inner radius of the non-center-tapped inductor in Fig. 9 are 15 µm, 2 µm, and 95 µm, respectively. C 1 and C 2 and bypass capacitor, and C a and C b are coupling capacitors of the filter. V G is a bias control for achieving different power consumption, and V c is a bias control of varactors for center frequency tuning. The filter is fabricated in a standard 0.18-µm CMOS process which provides one poly layer and six metal layers (1P6M). All the capacitors are implemented by metal-oxide-metal (MOM) capacitors which consist of five metal layers (from M 1 to M 5 layers). The areascalable MOM capacitors can be designed easily with the capacitance of 1.1-fF/µm 2 . The two pairs of varactors are realized by accumulationtype MOS varactors for high Q factors and wide tuning ranges. To minimize resistive losses, the tapped inductors are implemented on the top metal layer (M 6 ), or 2.3-µm-thick AlCu. Fig. 10 shows the chip photo of the bandpass filter with a chip area of 0.63 mm 2 . 
Filter Implementation

MEASUREMENTS AND DISCUSSIONS
The bandpass filter was measured using a vector network analyzer (VNA) through on-wafer probing. The small signal experiments are performed after the short-open-load-through (SLOT) calibration procedures to eliminate the parasitic of the ground-signal-ground (GSG) pads. Fig. 11 shows the simulated and measured results of the filter under different bias conditions. The total current of Fig. 11(a) is 3 mA from a 0.8 V supply voltage, and the control voltage of the varactors is 1 V. The measured results demonstrate that the center frequency of the filter is 2.8 GHz, and the bandwidth is 950 MHz with 1-dB insertion loss and 12-dB return loss. Similarly, the total current The Q-enhanced inductor is a 1-port device, or a grounded inductor making it difficult to apply conventional measures of linearity such as IP 3 and P 1dB . The main source of nonlinearity of the inductor is the transistor, and will occur when large signal swings (V gs ) are applied to pull M 1 into triode regions. The linearity of the series-C coupled filter can be discussed by applying a time domain signal at the source (node A), and observe signal levels at other nodes, as shown in Fig. 9 . The signal at the input of the filter, or node A, is 32 mV pk as shown in Fig. 12(a) . The simulated signal level at node B is 94 mV pk , which is increased by the high impedance of the LC tank around resonant frequency. The voltage swings at node C is 100 mV pk with V G of 0.7 V as shown in Fig. 12(b) . Equation (8) is derived from the small-signal model, which is related to g m . The g m can be regarded as a function of V gs which contributes nonlinearities of the filter. As shown in Fig. 12(b) , the simulated V gs is mere 50 mV pk , which is smaller than that at node C. The feedback loop avoids large V gs swings, thus it can yield a high linearity.
As shown in Fig. 13(a) , the measured input P1 dB of the 2.5-GHz and 2.8-GHz filter are −4 dBm and −2.5 dBm, respectively. The measured results demonstrate high P 1dB characteristics as discussed before. Noise measurements were made with a spectrum analyzer equipped with noise power measurement software and a noise source. The measured NF of the 2.5-GHz and 2.8-GHz filter at theirs corresponding frequencies are 7.9 dB and 6.3 dB, respectively, as shown in Fig. 13(b) . A figure of merit (FOM) which allows comparison between RF bandpass filters is given as follows [15, 21] :
where N is the order of filter, P 1dBw is the in-band input compression point in Watt, f o is the center frequency in Hertz, BW is the ratio of the 3-dB bandwidth and f o , P DC is the power consumption in Watt, and N F is the noise factor. Table 1 summarizes the previously reported CMOS bandpass filters. This work demonstrates the highest FOM due to its low-power consumption, low noise figure, and high linearity.
CONCLUSION
A fully-integrated bandpass filter using Q-enhanced and semi-passive inductors at S-band is design, implemented and verified experimentally in a standard 0.18-µm CMOS process. Electrical characteristics, stability, noise, and linearity analysis of the circuit are also described. The technique achieves high-Q inductors by using a tapped-inductor feedback to produce negative resistances. Compared with other Qenhanced works, the proposed inductor not only compensates resistive losses with low-power consumption but also provides a high-inductance inductor which facilitates its potential use in RF filters. The tunable filter uses resonators built with the semi-passive inductors and accumulation-type varactors for frequency tuning. The 2-pole Chebyshev series-C coupled bandpass filter provides a frequency tuning range of 300 MHz around 2.65 GHz, with low insertion loss, good return loss, and high linearity Compared with other CMOS bandpass filters, this work shows the highest FOM, mainly due to the low-power consumption, low noise figure, and high linearity. The demonstrated results of the filter shows the feasibility of designing lowpower bandpass filters in mainstream CMOS technologies at S-band.
